

**REMARKS**

This Amendment is filed in response to the Office Action mailed on June 3, 2005.  
All objections and rejections are respectfully traversed.

Claims 1- 66 were previously cancelled.

Claims 67- 117 are in the application and currently pending.

**35 U.S.C. § 112**

At paragraphs 2-4 of the Office Action, claim 117 was rejected under 35 U.S.C. §112 first paragraph. The claim was rejected based on lacking adequate written description.

The computer readable media claim makes a knock off artist a direct infringer. Furthermore, the computer readable media claim includes preventing downloading a file from a web site. Downloading a file is inherent knowledge of every computer programmer. That is anyone that can design the invention under claims 67, 84, 92, or 111 has the ordinary skill in the art to design the invention under claim 117.

Therefore, claim 117 should be allowable.

**35 U.S.C. §102**

At paragraphs 8-29 of the Office Action, claims 67-72, 78-97, and 104-117 were rejected under 35 U.S.C. §102 as being unpatentable in view of Hao et al., US Patent No. 4,594,655, issued on June 10, 1986, hereinafter Hao.

The present invention, as set forth in representative claim 67 comprises in part:

67. A processor, comprising:

a first execution unit having a first and second input register coupled to first and second inputs to a first arithmetic logic unit (ALU), the first and second input registers of the first execution unit to store source operands;

a second execution unit having a first and second input register, the second register coupled to a second input to a second ALU, the first and second input registers of the second execution unit to store source operands; and

***a multiplexer (MUX) having i) a first input coupled to the first input of the first ALU, ii) a second input coupled to the first input register of the second ALU, and iii) an output directly providing a first input to the second ALU***, the MUX permitting both the first and second ALU to share the source operand stored in the first input register of the first ALU.

Hao discloses an apparatus for handling k-instructions at a time in a pipelined processor for parallel execution of inherently sequential instructions. The apparatus uses a first data flow and a second data flow. The first data flow uses a two-input adder, general register, and two staging registers. The second data flow uses a three-input adder (22), a general purpose register, and two input staging registers (25-26).

Applicant respectfully urges that Hao does not show Applicant's claimed novel "***a multiplexer (MUX) having i) a first input coupled to the first input of the first ALU, ii) a second input coupled to the first input register of the second ALU, and iii) an output directly providing a first input to the second ALU.***"

The geometry in Hao does not disclose the use of a ***Multiplexer***. In paragraph 8(D) of the Office Action, the Examiner states that element 22 in Figure 1 is a multiplexer. However, at Col.6, line 8, the specification states "three-input binary adder 22." Furthermore, in the figures and detailed description of Hao, there is no description of us-

ing a ***multiplexer*** as described in Applicant's invention. Hao is silent describing using a multiplexer to select inputs for an ALU, as claimed by applicant.

Applicant respectfully urges that the Hao patent is legally precluded from anticipating the claimed invention under 35 U.S.C. §102 because of the absence from the Hao patent of Applicant's ***a multiplexer (MUX) having i) a first input coupled to the first input of the first ALU, ii) a second input coupled to the first input register of the second ALU, and iii) an output directly providing a first input to the second ALU.***

**35 U.S.C. §103**

At paragraphs 30-42, Examiner rejected claims 73-77 and 98-103 as being unpatentable over Hao in view of US Patent No. 6,145,074 issued to Asato (hereinafter Asato).

Applicant respectfully notes that claims 73-77 and 98-103 are dependent claims that depend from independent claims which are believed to be in condition for allowance. Accordingly claims 73-77 and 98-103 are believed to be in condition for allowance.

All independent claims are believed to be in condition for allowance.


All dependent claims are believed to be dependent from allowable independent claims, and therefore in condition for allowance.

Favorable action is respectfully solicited.

Please charge any additional fee occasioned by this paper to our Deposit Account

No. 03-1237.

Respectfully submitted,

A handwritten signature in cursive script, appearing to read "Shannen C. Delaney", written over a horizontal line.

Shannen C. Delaney

Reg. No. 51,605

CESARI AND MCKENNA, LLP

88 Black Falcon Avenue

Boston, MA 02210-2414

(617) 951-2500